A low power impulse radio ultra-wideband (IR-UWB) receiver for DC-960 MHz band is proposed in this paper. The proposed receiver employs multiple DC power-free charge-domain sampling correlators to eliminate the need for phase synchronization. To alleviate BER degradation due to an increased charge injection in a subtraction operation in the sampling correlator than that of an addition operation, a comparator with variable threshold (=offset) voltage is used, which enables an additiononly operation. The developed receiver fabricated in 1.2 V 65 nm CMOS achieves the lowest energy consumption of 17.6 pJ/bit at 100 Mbps in stateof-the-art correlation-based UWB receivers. key words: impulse radio ultra-wideband (IR-UWB), charge-domain sampling correlators, charge injection, variable threshold comparator, low power
Introduction
Impulse radio ultra-wideband (IR-UWB) has been investigated as a radio technology that can achieve lower power than carrier-based UWB (e.g., OFDM-UWB [1] ). IR-UWB receiver can be classified as threshold detectionbased receiver [2] , [3] and correlation-based receiver [4] , [5] . Correlation-based UWB receiver attains superior noise performance and robust narrowband interference suppression at the expense of increased power consumption and increased circuit complexity over threshold detection-based receivers. This work aims to minimize power dissipation of correlation-based receiver by employing multiple DC power-free charge-domain sampling correlators to eliminate the need for phase synchronization. The variable threshold voltage comparator can eliminate the subtraction operation from the conventional sampling correlator to alleviate the BER degradation due to the increased charge injection in the subtraction circuits.
Overview of the proposed receiver architecture is described in Sect. 2. Section 3 presents the circuit implementations of the sampling correlators and the variable threshold voltage comparator. Experimental results are presented in Sect. 4 and Sect. 5 concludes the paper. Manuscript 
Impulse Radio UWB Receiver Architecture
In the conventional IR-UWB receiver, correlation operation is implemented in the continuous-time voltage domain [5] as shown in Fig. 1 . Both the incoming signal (v s ) and the template (v t ) of the correlator are represented by the voltage. To reduce the power consumption of the analog voltage multiplier, the correlator in the proposed receiver is designed in the discrete-time charge domain. In the discretetime charge domain, the incoming signal and the template are represented by the voltage (v s ) and the capacitance (c t ), respectively. The multiplication of v s and c t is performed by the charge of the sampling correlator and the analog voltage multiplier is not required, thereby achieving the lower power than the conventional continuous-time voltage correlator. In Figs. 2(a) and (b), the conventional [4] and the proposed receiver architecture with the sampling correlator are compared. The conventional receiver in Fig. 2 (a) has single sampling correlator and a phase synchronization circuit. The single sampling correlator has both addition and subtraction circuits as shown in Fig. 3 , because the charge domain correlation is performed by both addition and subtraction of charges. φ A and φ E show sampling clocks with different phases. The new receiver architecture with multiple sampling correlators eliminating the need for phase synchronization and the subtraction circuits is proposed and shown in Fig. 2(b) (The front-end amplifier was not implemented in this work). The received single input is first converted to differential outputs by the front-end amplifier and then correlated with the discrete templates in the multiple sampling correlators. In the multiple sampling correlators, 4 sets of the sampling correlator always perform the correlation operation with 1-ns phase difference, thereby eliminating the power consuming phase synchronization circuit. 4-input comparators with built-in digitally tunable threshold voltages performs the subtraction function instead of the sampling correlator in the conventional architecture, thereby eliminating the subtraction circuits in the sampling correlator and preventing the BER degradation. Figure 2(c) shows the correlator output waveforms of the proposed receiver for data "1" and data "0." Two 4-input comparators in Fig. 2 (b) are used to detect data "1" and data "0" respectively. When the upper correlator output (V 1 − V 2 ) is higher than the lower correlator output (V 1b − V 2b ) by the threshold (=offset) voltage (V T H1 ) of the comparator1, the output data is decided as "1" by the comparator1. On the contrary, when the lower correlator output (V 1b −V 2b ) is higher than the upper correlator output (V 1 −V 2 ) by the threshold (V T H2 ) of the comparator2, the output data is judged as "0" by the comparator2. V T H1 should be set to correctly detect the data "1," and V T H2 should be set to correctly detect the data "0." The V T H1 and V T H2 tuning circuit was not implemented in this work.
Circuit Implementation

DC Power-Free Pulse Discriminator
Figures 4(a) and (b) show the circuits and the timing chart of the proposed multiple sampling correlators, respectively. The multiple sampling correlators have 4 sets of single sampling correlator and each single sampling correlator is composed of four capacitors and eight switches. The proposed multiple sampling correlators have only addition operation in order to alleviate BER degradation due to an increased charge injection in the subtraction operation in the conventional sampling correlator than that of the addition operation. The received 100-Mbps Gaussian first-order derivative pulse with 4-ns width is sampled at 1 GSa/s and correlated with the discrete templates in the multiple sampling correlators. The discrete templates are determined by the capacitance values of the sampling correlators. Sampling operation is implemented by turning on the switches controlled by clocks φ 1 , φ 3 , φ 5 , and φ 7 sequentially and sampling results are stored in the corresponding capacitors respectively. Summing and averaging results of the four sampling correlators are calculated and dumped to the following comparators by turning on the switches controlled by clocks φ 2 , φ 4 , φ 6 , and φ 8 sequentially. In this way, 4 sets of the single sampling correlator always perform the correlation operation with 1-ns phase difference, thereby eliminating the power consuming phase synchronization circuit.
In Fig. 5 , the conventional [4] and the proposed implementation of the correlation calculation are compared in or- der to show how the variable threshold voltage comparator removes the subtraction operation in the conventional sampling correlator. In Fig. 5 , one comparator, a single sampling correlator, and single-ended signal are shown for simplicity, though two comparators, two multiple sampling correlators, and differential signal are used in the actual receiver shown in Fig. 2(b Fig. 5(a) , both addition and subtraction calculations are performed by the sampling correlator, and the comparator compares the correlator output and V ref 1 . In contrast, in the proposed implementation shown in Fig. 5(b) , only addition calculation is performed by the sampling correlator and the subtraction calculation is performed by the variable threshold voltage comparator by comparing the two outputs of the sampling correlator with the threshold (=offset) voltage (V T H ). As shown in the equations in Fig. 5 , the correlation calculations of Figs. 5(a) and (b) are equivalent. In this way, the variable threshold voltage comparator removes the subtraction operation in the conventional sampling correlator and contributes to the BER improvement.
The design of the sampling rate of the proposed multiple sampling correlators is discussed. The sampling rate determines the trade-off relationship between the BER and the power consumption. Lower BER can be achieved with higher sampling rate. However, the number of the capacitors is proportional to the square of the sampling rate and therefore the power consumption of the correlator is proportional to the cubic of the sampling rate. For example, 1 GSa/s requires 4 correlators and 4 × 4 capacitors while 2 GSa/s requires 8 correlators and 8 × 8 capacitors. Figure 6(a) shows the simulated BER dependence on E b /N 0 with various sampling rates under the perfect phase synchronization condition (ΔT/T = 0%). The higher sampling rate achieves the lower BER at the cost of high power. BER is also determined by the timing mismatch ΔT between the incoming signal and the templates of the sampling correlators. Figure 6(b) shows the simulated BER dependence on ΔT/T with various E b /N 0 at 1 GSa/s. When E b /N 0 is higher than 2.5 dB, BER is less than 3 × 10 −3 . In this way, 1 GSa/s can tolerate any ΔT and eliminate the need for phase synchronization. In this work, therefore, 1 GSa/s is adopted to minimize the power consumption of the multiple sampling correlators with a reasonable BER.
Variable Threshold Voltage Comparator
The developed transceiver is proposed for ad hoc and sensor network where groups of wireless terminals are located in a limited area and communicate in an infrastructure-free fashion without any central coordinating unit or base-station. The received signal strength can be affected by path loss and multi-path effect, which are largely depending on the distance between the transmitter and receiver antennas. Variable gain amplifier (VGA) is required in the real application. However in this work VGA is not implemented and therefore the variable threshold voltage comparator is used.
In this section, the circuit implementation of variable threshold (=offset) voltage comparator to eliminate the subtraction operation from the conventional sampling correlator is shown. Figure 7 shows the four-input comparator with built-in digitally tunable thresholds based on variable resistance method. The comparator is based on [6] , [7] and digital tunability is added to [7] . The four inputs are connected to V 1 , V 2 , V 1b , and V 2b in Fig. 2(b). In Fig. 7 , the lower set of nMOSFET's operate in the triode region and they are con- nected to the input and the reference voltages (V REFL and V REFR ). The threshold voltage (V T H ) of the comparator is determined by Eq. (1) [7] :
The W total in Eq. (1) can be calculated as:
where a i = 0 (i = 0, . . . , 3) when the corresponding switch is turned to ground and a i = 0 when the switch is turned to V REFL /V REFR . Therefore, by changing W total by changing the gate voltage of the lower set of nMOSFET's with the switches, the threshold voltage of the comparator is varied digitally with a good linearity. The comparator has 4 bits for the variable threshold voltage.
Experimental Results
The proposed UWB receiver shown in Fig. 2(b) except LNA was designed and fabricated in 1.2 V 65 nm CMOS process. The chip micrograph is shown in Fig. 8 . The die size is 1050 × 670 μm 2 and the core area is 110 × 30 μm 2 . Figure 9 shows the measured threshold (=offset) voltage dependence on the 4-bit digital control of the proposed comparator. Three dies are measured. The die-to-die variation could be compensated by the digital calibration using the digital control bit. The deviation and the notch of the measured comparator threshold voltage are due to the size of the lower set of transistors operating in the triode region. In this work, small size is used to minimize the power consumption of the proposed comparator. The linearity of the comparator threshold can be improved by increasing the size of the transistors. The impact of the nonlinearity for the system is compensated by off-chip calibration. The calibration must monitor the input noise signal and adaptively set a threshold such that only a small percentage of false detections will occur. Figure 10 shows the measured output of the receiver with different comparator thresholds (V T H1 and V T H2 ). Input BPSK signal was generated with an arbitrary waveform generator. As shown in Fig. 10(a) , when V T H1 and V T H2 are Fig. 8 Chip micrograph of UWB receiver in 1.2 V 65 nm CMOS process. too small, the output of the receiver is not correct, because the auxiliary pulse of the correlation result is also detected and the receiver output is corrupted by the auxiliary pulse. In contrast, as shown in Fig. 10(b) , when V T H1 and V T H2 are increased, the receiver returns to correct operation. The V T H1 and V T H2 adaptive tuning circuit was not implemented in this work.
The chip performance is summarized in Table 1 . The power consumption without amplifier is 0.96 mW at 100 Mbps. In the correlation-based UWB receiver, noise figure (NF) can be traded-off for power consumption in the front-end gain circuits without degrading performance [13] . The simulated power consumption of the front-end amplifier is 0.8 mW and the estimated total power consumption of the receiver is 1.76 mW, which corresponds to 17.6 pJ/bit. Figure 11 shows energy and power comparison with state-ofthe-art correlation-based UWB receivers. The proposed receiver with multiple sampling correlators eliminating phase synchronization achieves the lowest energy consumption of 17.6 pJ/bit at 100 Mbps in the correlation-based UWB receivers.
Conclusions
A 1.2 V 100 Mbps IR-UWB receiver in 65 nm CMOS for DC-960 MHz band is developed. The proposed receiver features multiple DC power-free charge-domain sampling correlators to eliminate the need for phase synchronization, thereby achieving the lowest energy of 17.6 pJ/bit in stateof-the-art correlation-based UWB receivers.
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